By Topic

Reliability assessment of EPROM memory retention for wafer level sort programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Teong-San Yeoh ; Intel Technol., Penang, Malaysia ; Shze-Jer Hu

The feasibility of programming microcontroller EPROM memory in the wafer sort operation instead of the backend test operation is studied. The major concern is EPROM charge loss due to heat treatments during the assembly processing. Theoretical and experimental evaluations as discussed in this paper have shown that wafer level sort programming is a viable option with no impact to quality and reliability

Published in:

Physical and Failure Analysis of Integrated Circuits, 1995., Proceedings of the 1995 5th International Symposium on the

Date of Conference:

27 Nov-1 Dec 1995