By Topic

A hippocampal model implementation using VLSI table-look-up and model-based approaches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tsai, R.H. ; Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA ; Chou, E.Y. ; Sheu, B.J. ; Berger, T.W.

The hippocampus region of the brain system performs cognitive functions of learning and memory. VLSI design of a hippocampal model has been proposed and two mixed analog-digital chips which use analog circuits for parallel computing and digital circuits for interconnection were designed. The design with one extensive hippocampal neuron has been sent for fabrication. One of the objectives of this research effort is to incorporate adequate biological constraints into the microelectronic chips and systems

Published in:

Neural Networks, 1995. Proceedings., IEEE International Conference on  (Volume:3 )

Date of Conference:

Nov/Dec 1995