By Topic

Structured test methodologies and test economics for multichip modules

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kornegay, K.T. ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Roy, K.

Multichip modules (MCMs) use complex digital, analog, and mixed-signal chips on a single substrate from different vendors. To ensure quality of die and the functionality and performance of MCMs, extensive testing is required at all levels. This paper presents structured test methodologies for MCMs. The economics associated with these methodologies and their relative cost at the MCM level are also presented

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:19 ,  Issue: 1 )