Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Belabbes, N.-E. ; Dept. of Electr. Eng., Ecole Polytech. de Montreal, Que., Canada ; Guterman, A.J. ; Savaria, Y. ; Dagenais, M.

Fault detection and fault-tolerance in modular processing arrays are reviving the use of majority voting techniques. In this paper, a simple voting circuit structure, called a ratioed voter, is analyzed to prove its reliable operation when Dynamic N-Modular Redundant (DNMR) tuples are configured for testing in fault-tolerant processing arrays. Its application in VLSI design for self-testing would lead to low area overhead and high diagnosability, both contributing to improve yield. Moreover, the flexibility of such a structure, which allows modulation of the voting level (N), permits a common approach for fabrication-time and on-line testing

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:43 ,  Issue: 2 )