Spatial retardation of carrier heating in scaled 0.1-/spl mu/m n-MOSFET's using Monte Carlo simulations | IEEE Journals & Magazine | IEEE Xplore