By Topic

Low power design and its testability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ueda, H. ; Dept. of Appl. Phys., Osaka Univ., Japan ; Kinoshita, K.

In this paper, we propose a power reduction tool named PORT, which evaluates the power dissipation factor Φ by utilizing the transition probability, and which reduces Φ by utilizing sets of permissible functions. Experimental results show the usefulness of PORT. Next, we will consider on the testability of circuits transformed by PORT. The size of the test set generated by compact test set generator, the number of redundant faults and the number of paths are used as testability parameters for detecting stuck-at and delay faults. Experimental results show that the test size of the circuit transformed by PORT is smaller than or equal to that of original one, but transformations by PORT increase the number of paths

Published in:

Test Symposium, 1995., Proceedings of the Fourth Asian

Date of Conference:

23-24 Nov 1995