By Topic

Flip-flop sharing in standard scan path to enhance delay fault testing of sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hurst, J.P. ; Center for Digital Syst. Eng., Res. Triangle Inst., Research Triangle Park, NC, USA ; Kanopoulos, N.

This paper addresses the problem of testing for delay faults in sequential circuits which incorporate standard scan path design. The technique presented here aims at the reduction or elimination of enhanced-scan flip-flops and their associated overhead. Flip-flop sharing modifies the order of the flip-flops in the scan path such that adjacent flip-flops along the path are from different sequential machines. This allows the application of arbitrary two-vector test sets necessary for delay fault testing. This arrangement is feasible for practical circuits because today's complex ICs consist, in general, of many sequential machines that may need to be delay testable

Published in:

Test Symposium, 1995., Proceedings of the Fourth Asian

Date of Conference:

23-24 Nov 1995