Cart (Loading....) | Create Account
Close category search window
 

Partitioning yield loss via test pattern structures and critical areas

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Evans, W.M. ; Nat. Semicond. Corp., South Portland, ME, USA ; Cyr, R. ; Wilson, D.

Yield loss detected at electrical test is attributable to various factors in the fabrication of semiconductor devices. The accurate partitioning of this yield loss to the appropriate tool or process segment is necessary for rapid yield improvements. In this paper we discuss a method of partitioning that uses production test patterns and associated critical areas. We discuss the calculation of critical area as used in this paper, as well as methods for determining relevant test pattern structures that relate to the product. This model relies on full loop test patterns designed to maximize the available information for micro yield modeling. This method has been used successfully in new product yield enhancement activities for bipolar products at NSFM. The partitioning starts with a division between systematic and random components as a result of wafer map analysis. We give an algorithm for determining the division of systematic and random components based on the wafermap (Sort) data. The random components are then broken down into various front-end (leakage) and backend (metal) issues. Although no validation has been made regarding the accuracy of the partition, the combined model has shown a greater than 90% correlation to reality over a high intensity ramp period of several months.

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1995. ASMC 95 Proceedings. IEEE/SEMI 1995

Date of Conference:

13-15 Nov 1995

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.