By Topic

Background digital calibration of successive approximation adc with adaptive equalisation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Liu, W. ; Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL ; Chiu, Y.

An equalisation-based digital background error-correction technique for successive approximation analogue-to-digital converters (SA-ADCs) is presented. This technique enables the size of the sampling capacitors to be scaled down to the kT/C limit without matching concerns. Therefore, for SA-ADCs with resolutions of 10 bits and above, the proposed low-cost, power-efficient digital calibration technique indicates a large power saving and scalability improvement in deeply scaled CMOS technology. Computer simulation validates the effectiveness of this technique for a SA-ADC with 12-bit resolution and 10% mismatch in its digital-to-analogue converter component. The effective number of bits is improved from 4.8 to 12.

Published in:

Electronics Letters  (Volume:45 ,  Issue: 9 )