By Topic

Electronic trap characterization of the Sc2O3/La2O3 high-κ gate stack by scanning tunneling microscopy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Ong, Y.C. ; Nanyang Technological University, School of Electrical and Electronic Engineering, Nanyang Avenue, Singapore 639798, Singapore ; Ang, D.S. ; Pey, K.L. ; Wang, Z.R.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.2831907 

The tunneling current versus voltage characteristic of the Sc2O3/La2O3/SiOx high-κ gate stack is examined using scanning tunneling microscopy in ultrahigh vacuum. Different measurement bias polarities allow information on the location (i.e., in the high-κ or interfacial SiOx layer) of the electronic traps to be extracted. Two types of localized leakage sites may be distinguished. Lowering of the electron barrier height and trap-assisted tunneling are proposed as the two leakage mechanisms.

Published in:

Applied Physics Letters  (Volume:92 ,  Issue: 2 )