By Topic

Charge trapping induced current instability in pentacene thin film transistors: Trapping barrier and effect of surface treatment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1063/1.2949746 

The current instability of pentacene thin film transistors is described by the energetic distribution of the barrier height for the trapping of mobile charges at the organic/insulator interface. The trapping energy was quantitatively analyzed by measuring the temperature dependence of current decay, which follows a stretched exponential function. The distribution of the barrier becomes higher and narrower by the use of a self assembled monolayer (SAM) on the insulator surface, whereas the pentacene film morphology has little influence on the trapping barriers. The increase in the barrier height in the SAM-treated device suppresses charge trapping, resulting in stable device operation.

Published in:

Applied Physics Letters  (Volume:93 ,  Issue: 3 )