By Topic

Applications of systolic array architectures to motion analysis studies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Several types of systolic array architecture with applications in motion analysis studies are presented. These architectures are designed for rapid computation of velocity, acceleration, and jerk. Once the pipeline is full, the values of these parameters are obtained at every clock cycle. For the linear array, (n+1) processing cells are required for computing a derivative of order (n). Nine processing cells are needed for the triangular systolic array for computing position velocity, acceleration, and jerk.<>

Published in:

Communications, Computers and Signal Processing, 1989. Conference Proceeding., IEEE Pacific Rim Conference on

Date of Conference:

1-2 June 1989