By Topic

Large area MOS-gated power devices using fusible link technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Venkatraman ; Power Products Div., Motorola Inc., Phoenix, AZ, USA ; B. J. Baliga

A new approach for improving the yield of large area MOS-gated power devices is described based upon wafer repair using fusible links of aluminum or polysilicon to isolate defective segments from the rest of the device. Unlike previously reported wafer repair techniques, the proposed approach does not require any knowledge of the location of the fault (gate-to-source short) within the device. Work done on the development of power-MOS process compatible fusible links is described in this paper. Power MOSFET's and IGBT's have been successfully fabricated using these fusible links to perform wafer repair

Published in:

IEEE Transactions on Electron Devices  (Volume:43 ,  Issue: 2 )