By Topic

A Self-Adaptive and PVT Insensitive Clock Distribution Network Design for High-Speed Memory Interfaces

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Feng Lin ; DRAM R&D, Micron Technol., Inc., Boise, ID ; Keeth, B.

A clock distribution network (CDN) insensitive to process, voltage, and temperature (PVT) variations is presented in this paper. Unlike a traditional source-synchronous interface, the CDN uses a current-mode logic (CML) divider and sense- amp-based data receiver for data capture and deserialization. The proposed input path extends its operating range beyond 4- Gb/s/pin without the need for retraining. A unique self-adaptive bias generator based on a Bandgap reference is also disclosed. Simulation data based on the CDN shows a 40% reduction in timing sensitivity for a 100 mV supply voltage change and an 85degC temperature change at 4-Gb/s using a 3-metal, 50-nm DRAM process. Design considerations are also addressed based on power, performance, and complexity.

Published in:

Microelectronics and Electron Devices, 2009. WMED 2009. IEEE Workshop on

Date of Conference:

3-3 April 2009