By Topic

Edelstein - Invited Speaker

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Edelstein, D.C. ; BEOL Technol. Strategy, IBM T.J. Watson Res. Center, Yorktown Heights, NY

Summary form only given: This talk will present a broad and detailed discussion of technical issues facing advanced Cu/low-k and /ULK BEOL technologies, and potential solutions being worked on to address them. Of particular focus will be the relationship between integration and reliability for the issues. Some key metallization, dielectric, and packaging elements will be addressed. Today, work has begun on the 22 nm CMOS node (35 nm half-pitch wiring), which represents our 8th full-node Cu BEOL generation, and a 1/10x scaling from our original introduction. For fine Cu wires on high-performance logic chips, scaling phenomena have led to a crossover at 32 nm node of process/reliability margins below technology needs. This raises the need for changes to the wiring structure and materials. Whereas some of these changes have been exploratory in the past, they may now be essential. For example, selective metal caps, Cu-alloy dopants, and/or noble metal liner components may be required to maintain an open process/reliability window. These changes may also bring new detriments relative to the near-ideal PVD TaN/Ta/Cu liner/seed and dielectric barrier cap solution of previous nodes. The BEOL insulator has evolved during this time-span, from SiO2 with k = 4.1 through various increments down to porous SiCOH with k = 2.2, and to airgaps with k=1.0. (The corresponding effective dielectric constants have migrated from 4.3 to 2.5, and to 2.0, respectively). Significant learning in interfaces, mechanics, and material + interface optimizations have helped solve BEOL mechanical and chip-packaging problems for successively weaker and more brittle insulators, to survive large packaging-induced tensile stresses on the chip terminals and periphery. This area of engineering has been an essential enabler to the successful manufacturing of large packaged chips containing ultralow-k BEOL insulators.

Published in:

Microelectronics and Electron Devices, 2009. WMED 2009. IEEE Workshop on

Date of Conference:

3-3 April 2009