By Topic

Assessment of using the statistical timing analysis software for the VLSI design at the macro level

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hyung Gyun Yang ; Division of Electrical and Computer Engineering, Pohang University of Science and Technology, San 31, Hyoja-dong, Nam-gu, Gyungbuk, Korea ; Wook Kim ; Young Hwan Kim

Satisfying timing constraint is the most important issue in today's VLSI design. The recent increase of process variation, however, made it too difficult to predict the circuit timing accurately using traditional deterministic methods. Many statistical static timing analysis (SSTA) approaches have been proposed to deal with the impact of large process variation effectively. However, most of them focused on the gate-level design, and those for macro-level designs have not been well developed yet. This paper investigates the validity of applying SSTA to the macro-level designs by presenting preliminary experimental results that compare SSTA and the worst-case corner timing analysis in accuracy. In addition, this paper investigates how the process variation affects the usefulness of the macro-level SSTA.

Published in:

SoC Design Conference, 2008. ISOCC '08. International  (Volume:02 )

Date of Conference:

24-25 Nov. 2008