By Topic

The use of Fair Y-Sim for optimizing mapping set selection in hardware/software co-design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Olufemi Adeluyi ; Department of Computer Engineering, Chosun University, Gwangju, South Korea ; Eun-ok Kim ; Jeong-A Lee ; Jeong-Gun Lee

This paper proposes a new hardware/software partitioning and mapping procedure based on a Y-chart design approach for the partitioning of stream based real-time video signal processing algorithms. The approach of this paper is to ensure ldquofairnessrdquo in the hardware-software partitioning by increasing the capacity of application functions to become candidates for mapping cases through the iterative equalization of the execution times by sub-partitioning the functions with excessively long execution times. Then, a simulation tool called Fair Y-Sim (fairy-sim) is developed to streamline the mapping set to the best cases based on some pre-specified metrics. Our experimental results show that when this is done in tandem with the Heuristic Algorithm for Reducing Mapping Sets (HARMS) we can obtain a mapping set streamlining ratio of up to 4.83% of the best mapping cases, while eliminating 95.17% of the initial mapping set based on their throughput values.

Published in:

SoC Design Conference, 2008. ISOCC '08. International  (Volume:02 )

Date of Conference:

24-25 Nov. 2008