By Topic

Reusable platform design methodology for SoC integration and verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Kwanghyun Cho ; Syst. LSI Div., Design Technol. Team, Yongin ; Jaebeom Kim ; Euibong Jung ; Sik Kim
more authors

Today system-on-a-chip (SoC) is like a black hole which draws all the important IP/cores in a digital system. Current SoC design methodologies are no longer adequate to meet the challenges of SoC design productivity, design quality and diminishing time-to-market window. This paper describes an innovative SoC platform integration and verification design methodology to enhance design productivity based on IP reuse and IP-XACT standard. Platform integrator including RPTKit (reusable platform toolkit) is developed to improve the efficiency and reliability in platform integration, and platform verifier to improve verification setup time and work efficiency. Several cases of SoC platform designs substantiate the validity and capability of the platform integrator and verifier, which reduced the total SoC integration and verification time by more than 30%.

Published in:

SoC Design Conference, 2008. ISOCC '08. International  (Volume:01 )

Date of Conference:

24-25 Nov. 2008