By Topic

Special Issue on Circuits and Systems Solutions for Nanoscale CMOS Design Challenges

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)

The 11 papers in this special issue cover key nanoscale CMOS design challenges and solutions such as process variation and variability, low supply voltages, and digital enhancement techniques. The proposed techniques are employed in a variety of circuits, including analog circuits, logic circuits, RF building blocks, and electrostatic discharge circuits.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:56 ,  Issue: 5 )