By Topic

Low power adaptive pipeline based on instruction isolation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Seung Eun Lee ; Univ. of California, Irvine, CA ; Wilkerson, C. ; Ming Zhang ; Yavatkar, R.
more authors

One of the most effective techniques to reduce a processor's power consumption is to reduce supply voltage. However, reducing voltage in the context of parameter variations can cause circuits to fail. As a result, voltage scaling is limited by a minimum voltage, often called Vccmin, beyond which circuits may not operate reliably. In this paper, we propose an architectural technique that enables microprocessor to operate at low voltage, while maintaining high frequency operations based on instruction isolation. The instruction isolation scheme isolates the set of possible instructions that do not complete within the clock period at the scaled Vcc and avoids possible timing errors in the instructions by dynamically adapting the clock period. Compared to current design, our scheme enables extra 13% average power saving.

Published in:

Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design

Date of Conference:

16-18 March 2009