Cart (Loading....) | Create Account
Close category search window
 

An abstraction mechanism to maximize stimulus portability across RTL, FPGA, software models and silicon of SoCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

SoC verification efforts involve multiple models of the design - RTL, FPGA, silicon and software models. With increasing design complexity, re-use of tests between models is a must. In this paper, we introduce a stimulus abstraction mechanism which greatly increases the re-usability of tests across models. We then demonstrate an implementation of the abstraction mechanism on two models of a PCI-express based design. Identical tests are used to drive an RTL model via a BFM and a software model via stream sockets to achieve the same result.

Published in:

Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design

Date of Conference:

16-18 March 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.