By Topic

Efficient SAT-based techniques for Design of Experiments by using static variable ordering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Velev, M.N. ; Aries Design Autom., LLC, Chicago, IL ; Ping Gao

Design of experiments (DOE) is an important problem for ensuring the quality of EDA with applications to the evaluation of techniques and tools in all sub-fields of EDA, e.g., yield and variability optimization, error correcting codes, and software testing. DOE can be formulated as a quasigroup completion problem (QCP). We propose and compare 23 heuristics for efficient solving of QCPs by translation to Boolean satisfiability (SAT) and exploiting static Boolean variable ordering to solve the resulting SAT formulas. This comparison is based on both satisfiable and unsatisfiable instances with varying numbers of empty cells. The translation to SAT is done with the minimal (2-D) and extended (3-D) encodings by Kautz et al. The contributions of the paper include: 1) proposal and comparison of the 23 heuristics; 2) study of the benefits from the 3-D vs. the 2-D encoding, and from local symmetry-breaking constraints, given the static variable ordering heuristics; and 3) identification of the most efficient single heuristic, and portfolios of heuristics that can be run in parallel on multiple cores in a modern CPU. Compared to the default dynamic variable ordering heuristic in the SAT solver, when using static variable-ordering heuristics we achieve an average speedup of 2.8times with the single best heuristic, 7.2times with the best portfolio of two parallel heuristics, 13.6times with the best portfolio of four parallel heuristics, and speedups on individual benchmarks of up to 3 orders of magnitude.

Published in:

Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design

Date of Conference:

16-18 March 2009