By Topic

An efficient reliability evaluation approach for system-level design of embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Adeel Israr ; Integrated Circuits and Systems Lab, Technische Universität Darmstadt, Germany ; Abdulhadi Shoufan ; Sorin A. Huss

A system-level design process of reliable systems demands efficient reliability evaluation of the explored design alternatives. This paper presents a new approach to accelerate the reliability evaluation and, thus, the design space exploration for reliable systems. A new data structure denoted as system error decision diagram (SEDD) is proposed, which is based on both binary decision diagrams to model permanent errors and zero-suppressed decision diagrams to model transient errors. Both constructing the SEDD diagram and evaluating reliability based on it are detailed in an algorithmic way. The proposed approach is demonstrated for a control system taken from the automotive domain.

Published in:

2009 10th International Symposium on Quality Electronic Design

Date of Conference:

16-18 March 2009