By Topic

Design considerations for a single-chip fault tolerant VLSI microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. J. Goode ; University of Manchester Institute of Science & Technology, Department of Electrical Engineering & Electronics, Manchester, UK

A design approach is presented for a general-purpose VLSI fault tolerant microprocessor, with redundancy designed into the internal chip architecture. The design features are internal automatic state storage and rollback/retry mechanism and a microprogrammed ALU design. The reliability of the design is estimated using a system model of reliability behaviour, and is compared with that of other fault tolerant design strategies. Finally, the effect of the fault tolerance on processor performance is discussed.

Published in:

Software & Microsystems  (Volume:4 ,  Issue: 3 )