By Topic

A methodology for implementing pipelined fixed-point infinite impulse response filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sami Khorbotly ; Elec. & Comp. Eng. & Comp. Sc., Ohio Northern University, Ada, 45810, USA ; Joan E. Carletta ; Robert J. Veillette

This paper outlines a methodology for implementing pipelined IIR digital filters that considers both how much pipelining to use and what fixed-point precisions are required. The methodology is applied to an example second-order IIR filter implemented on a field programmable gate array; the results show that the methodology allows exploration of the trade-offs between hardware size and throughput while ensuring that the implemented filters deliver a consistent quality of output.

Published in:

2009 41st Southeastern Symposium on System Theory

Date of Conference:

15-17 March 2009