By Topic

A high-performance and energy-efficient FFT implementation on super parallel processor (MX) for mobile multimedia applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Takeaki Sugimura ; System Core Technology Division, Renesas Technoloty Corp. Itami, Japan ; Hiroyuki Yamasaki ; Hideyuki Noda ; Osamu Yamamoto
more authors

A super parallel embedded processor core (MX core) for SoC (System on Chip) has been developed for multi-media application such as real-time signal processing and image processing. The developed processor realizes high processing performance, small area, low power operation and flexible programmability simultaneously. This paper describes an implementation of high-performance and energy-efficient FFT operation on the MX core for mobile multimedia application. As the result of the implementation, MX core realizes 137 to 211 times faster than 32 bit general purpose RISC processor. In addition, energy dissipation is 23.9 to 36.7 times more efficient. This high performance and energy efficient parallel processing operation enhances the real time signal processing usage for embedded systems.

Published in:

Intelligent Signal Processing and Communications Systems, 2008. ISPACS 2008. International Symposium on

Date of Conference:

8-11 Feb. 2009