Referenced Items are not available for this document.
In the design of high speed serial interface chip, the recovery circuit of high speed serial data is a difficulty. A recovery circuit of high speed serial data for the high speed serial interface of SATA 1.0 is proposed in this article, which is designed completely with digital circuit and implemented with standard cell, without adopting PLL or DLL analog design. Comparing with the serial data recovery circuit designed with analog circuit, this circuit is simpler and easier to implemented with less area and power consumption. It is applied in the bridge connection chip HPT183 of PATA/SATA and delivered with 0.18CMOS technology.
Published in:
Bio-Inspired Computing: Theories and Applications, 2007. BIC-TA 2007. Second International Conference on
Date of Conference: 14-17 Sept. 2007
- Page(s):
- 124 - 126
- E-ISBN :
- 978-1-4244-4106-8
- Print ISBN:
- 978-1-4244-4105-1
- INSPEC Accession Number:
- 10520455
- Conference Location :
- Zhengzhou
- Digital Object Identifier :
- 10.1109/BICTA.2007.4806433
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
