By Topic

A New Completely Digital Recovery Circuit Design of High Speed Serial Interface System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wei Cheng ; Coll. of Software, Univ. of Northeastern, Shenyang ; Yujie Sun ; Zhenhua Tan ; Guiran Chang

In the design of high speed serial interface chip, the recovery circuit of high speed serial data is a difficulty. A recovery circuit of high speed serial data for the high speed serial interface of SATA 1.0 is proposed in this article, which is designed completely with digital circuit and implemented with standard cell, without adopting PLL or DLL analog design. Comparing with the serial data recovery circuit designed with analog circuit, this circuit is simpler and easier to implemented with less area and power consumption. It is applied in the bridge connection chip HPT183 of PATA/SATA and delivered with 0.18CMOS technology.

Published in:

Bio-Inspired Computing: Theories and Applications, 2007. BIC-TA 2007. Second International Conference on

Date of Conference:

14-17 Sept. 2007