By Topic

The soft-core discrete-time signal processor peripheral [Applications Corner]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hill, J. ; Electr. & Comput. Eng. Dept., Univ. of Hartford, Hartford, CT

With SoC systems, there is a growing need for modest performance, low-cost solutions that make minimum use of FPGA resources and make the most effective use of the features in an FPGA. For such systems, it can be undesirable to provide an entire digital signal processing (DSP) core either on the same die or in a separate package. This article contends that for products having such modest signal processing requirements, the FPGA provides an ideal means to customize a peripheral in a system to the given application. To exemplify this point, two examples utilizing a discrete time signal processing (DTSP) toolkit are presented.

Published in:

Signal Processing Magazine, IEEE  (Volume:26 ,  Issue: 2 )