By Topic

On Secure Resource Utilization in FPGAs with Partial Runtime Reconfiguration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kucera, M. ; Univ. of Appl. Sci. Regensburg, Germany ; Vetter, M.

This paper describes the role of security policies for FPGAs. The FPGA development specifics and a short overview of threats against systems security are presented. We propose a security policy consisting of three parts, first: addressing the general security demands, second: the communication between FPGA and the peripheral devices, and third: the behaviour inside the FPGA. The different methods to enforce the security policy manually or automatically are discussed with a focus on dynamic policy enforcement at compile- and runtime. Finally we propose an architecture for policy enforcement in FPGAs.

Published in:

Future Dependable Distributed Systems, 2009 Software Technologies for

Date of Conference:

17-17 March 2009