By Topic

Power-delay efficient technology mapping of BDD-based circuits using DCVSPG cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Paul, G. ; Dept. of CSE, Indian Inst. of Technol., Kharagpur ; Reddy, R. ; Ghosh, J. ; Pal, A.
more authors

Efficient technology mapping has become an important vehicle in deep-submicron technologies for improving performance-oriented synthesis. On the other hand, library-based Pass Transistor Logic (PTL) synthesis, like Lean Integration with Pass-Transistors (LEAP) synthesis, has drawn significant attention to the VLSI research community. In this paper, we propose three new library cells based on differential cascode voltage Switch with Pass Gate Logic (DCVSPG). Synthesis using these cells outperforms the existing LEAP-based synthesis for BDD-based (Binary Decision Diagram-Based) circuits. Results on benchmark circuits show that the new cell-based mapping technique yields more than 60% reduction in both power and delay in the synthesized circuits.

Published in:

Design and Test Workshop, 2008. IDT 2008. 3rd International

Date of Conference:

20-22 Dec. 2008