By Topic

A combined packet and circuit switching routing algorithm for networks-on-chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mohamed M. Sabry ; Ain Shams University, Cairo, 11517 Egypt ; Hassan Shehata Bedor ; M. Watheq El-Kharashi ; Ashraf Salem

A new dynamic switching theme is proposed for networks-on-chips to provide adaptive routing to guarantee a lower packet latency at different injection rates. Router architecture and packet format are developed to support our routing algorithm. Modeling of the router and the routing algorithm was done using SystemC and applied on 2-D mesh network. A new combined switching mode is proposed that dynamically at run time switches any path from a shared to a dedicated path. Simulation of the combined switching mode against the packet switching mode is performed. Results show that the packet latency is lowered by 11% compared to packet switching.

Published in:

2008 3rd International Design and Test Workshop

Date of Conference:

20-22 Dec. 2008