By Topic

A Programmable 25-MHz to 6-GHz K/L Frequency Multiplier With Digital K_{\rm vco} Compensation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kim, J.Y. ; Electr. Eng. Dept., Univ. of California, Los Angeles, CA ; Chih-Wei Yao ; Willson, A.N., Jr.

A programmable rational-K/L frequency multiplier that can synthesize any frequency between 25 MHz and 6 GHz from an input clock ranging from 1 to 5.5 GHz is presented. The architecture employs a fractional-N input clock divider followed by a fractional- N PLL. In contrast to conventional architectures, this allows large K and L, whose maximum values are limited only by the word-length of digital SigmaDelta modulators. Additionally, to alleviate large K vco variation and fractional spurs, which are inevitable in wide tuning range VCOs and fractional-N synthesizers, new compensation techniques are implemented without involving additional circuitry. This is an ideal solution to support a programmable serializer/deserializer on a field-programmable gate array.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:56 ,  Issue: 5 )