By Topic

Macromodel Based Fault Simulation of Linear Circuits using Parameter Estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. Garje ; LASTEC, DRDO, Delhi, INDIA. kiran.garje@gmail.com ; A. Kumar ; S. Biswas ; A. Banerjee
more authors

Fault simulation is one of the elemental steps in test pattern generation and is widely used for digital circuits. In case of analog circuits, fault simulation is not generally adopted because of the lack of suitable fault models and the time required for the transistor level simulation of the entire circuit. In this paper, a macromodel level fault model, which is able to represent the faulty behavior of the linear circuits with opamp, is presented. Macromodel based platform is chosen for fault simulation because, as shown in this paper, they are much faster in simulation than transistor level models but fault behavior is captured within an adequate range of accuracy. The faults considered are mostly parametric and few are catastrophic in nature. For ease of the test engineers, the macromodel parameters of the faulty opamp used for linear circuits are obtained automatically by a parameter estimation tool, given the macromodel of the normal circuit and the fault.

Published in:

2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems

Date of Conference:

8-10 Dec. 2008