By Topic

A Novel Approach to the Design of Memory-Reduced Direct Digital Frequency Synthesizer for OFDM Receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xiaojin Li ; Dept. of Electron. Eng., East China Normal Univ., Shanghai ; Linhui Lai ; Ao Lei ; Zongsheng Lai

Carrier frequency offset (CFO), whose estimation and recovery are essential important in OFDM receiver, can be corrected by tuning the frequency control word of the digital direct frequency synthesizer (DDFS). Traditional DDFS make use of modulus 2N arithmetic and may provide fine frequency tuning capabilities using a sine/cosine look up table. However, straightforward implementation results in enormous amounts of memory and power consumption. In this paper, a novel DDFS has been proposed. Its phase accumulator and ROM are split into three smaller parts based on the trigonometric function transform, and also are compressed and optimized. Performance analysis has been carried out and shows that 96% and 61% memory reduction can be achieved compared with Moran and Memoyo's method and Kesoulis's method, respectively. The design will be implemented in OFDM such as DVB-T receiver systems.

Published in:

Communications and Mobile Computing, 2009. CMC '09. WRI International Conference on  (Volume:1 )

Date of Conference:

6-8 Jan. 2009