Cart (Loading....) | Create Account
Close category search window

[Title page]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.

The following topics are dealt with: on-chip communication architectures; thermal issues; behavioral synthesis; LSI design; MPSoC design; IP integration; power analysis; logic optimization; arithmetic optimization; EDA acceleration; system-level design; timing analysis; timing modeling; hardware dependent system; system level architecture; floorplanning; power integrity; signal integrity; 3D integrated circuit design; design for manufacturing; design for reliability; mixed-signal CAD; consumer SoC; system level simulation; package routing techniques; chip routing techniques; ESL design methods; embedded systems; sequential design verification; scan test generation; analog circuit designs; RF circuit designs; high-level design; SoC architectures; memory systems simulation; memory systems optimization; VLSI design; and VLSI architecture.

Published in:

Design Automation Conference, 2009. ASP-DAC 2009. Asia and South Pacific

Date of Conference:

19-22 Jan. 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.