By Topic

A 1.2 GSample/s Double-Switching CMOS THA With {- } 62 dB THD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
HÜseyin Dinc ; Dept. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA ; Phillip E. Allen

Hold-mode feed-through is an important design problem, which plagues the classical switched-buffer track-and-hold amplifier (THA) topologies. The cross-coupled capacitor technique is a simple way of reducing hold-mode feed-through. However, the reduction in hold-mode feed-through is dependent on the matching between the cross-coupled capacitors and the inherent feed-forward capacitors. A double-switching switched-buffer THA is proposed, which has a switching input buffer. The proposed technique results in exceptional hold-mode isolation without the usage of the cross-coupled capacitor technique. Under Nyquist-rate sampling, 62 dB spurious-free-dynamic-range (SFDR), and 10 bit accuracy are achieved with input frequencies up to 800 MHz and 600 MHz respectively. Two prototype chips are designed in a 0.18 mum CMOS process. To maximize speed and dynamic range, the THA makes use of both 3.3 and 1.8 V devices, and uses 3.3 V analog supply voltage. Where necessary, 3.3 V devices cascode the 1.8 V devices for safe operation. The performance of the THA is comparable to most bipolar designs, both in speed and accuracy.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:44 ,  Issue: 3 )