By Topic

Low-Power Race-Free Programmable Logic Arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Samson, G. ; Adv. Micro Devices, Austin, TX ; Clark, L.T.

Conventional programmable logic arrays (PLAs) implement both the AND and OR logic planes with dynamic NOR gates. They are fast, regular in structure and easy to program. However, they have high power dissipation and suffer from an inherent timing race that increases design effort, reduces circuit robustness in the presence of variations, and adversely impacts performance. In this paper, a PLA which implements the AND plane as a hierarchical combination of dynamic NAND gates and retains the dynamic NOR gate based OR plane is presented. The NAND-NOR PLA architecture completely eliminates the critical timing race between the logic planes and has significantly lower power dissipation than the conventional PLA. Simulated energy-delay product of an optimized design on a foundry 130 nm low standby power process shows that the proposed circuit architecture has 43% lower energy-delay product than the conventional PLA design. The fabricated circuits have been tested fully functional on silicon demonstrating a maximum operating frequency of 1.61 GHz at VDD = 1.6 V.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:44 ,  Issue: 3 )