By Topic

Ge (100) and (111) N- and P-FETs With High Mobility and Low- T Mobility Characterization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Duygu Kuzum ; Dept. of Electr. Eng., Stanford Univ., Stanford, CA ; Abhijit J. Pethe ; Tejas Krishnamohan ; Krishna C. Saraswat

In this paper, we demonstrate high-mobility bulk Ge N- and P-FETs with GeON gate dielectric. The highest electron mobility to date in Ge is reported, and two times improvement over universal hole mobility is achieved for Ge P-FETs. For the first time, the effect of surface orientation on Ge mobility is investigated experimentally. A 50% improvement in electron mobility is shown for the (111) substrate orientation compared to the (100) orientation. Carrier scattering mechanisms are studied through low-temperature mobility measurements and interface characterization. The conductance technique is applied at low temperatures for complete mapping of the density of interface traps (Dit) across the Ge bandgap and also close to the band edges. Carrier scattering mechanisms and the distribution of Dit are compared for Ge NMOS and PMOS.

Published in:

IEEE Transactions on Electron Devices  (Volume:56 ,  Issue: 4 )