Skip to Main Content
Optimizing the dynamic range of active filters through filter network optimization can lead to significant savings in chip area and power consumption. By restricting the filters to be ladder filters, it is possible to limit the complexity of the optimized networks.
Circuits and Systems II: Express Briefs, IEEE Transactions on (Volume:56 , Issue: 2 )
Date of Publication: Feb. 2009