By Topic

A 10-Gb/s Inductorless CMOS Analog Equalizer With an Interleaved Active Feedback Topology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jian-Hao Lu ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei ; Ke-Hou Chen ; Shen-Iuan Liu

A 10-Gb/s low-power analog equalizer for a 10-m coaxial cable has been realized in 0.13-mum CMOS technology. To compensate the cable loss of 20 dB at 5 GHz, this equalizer with an interleaved active feedback topology is proposed without using inductors. Moreover, additional capacitive and resistive source degenerations are incorporated to meet low-frequency losses. This circuit consumes only 14 mW (excluding the output buffer) from a 1.2-V supply with the output swing up to 400 mVpp, and it occupies 0.38 times 0.34 mm2. For 8-, 9-, and 10-Gb/s pseudorandom binary sequences (PRBSs) of 231 - 1, the measured maximum peak-to-peak jitters are 26, 34, and 40 ps, respectively, and the measured bit error rate (BER) is less than 10-12.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:56 ,  Issue: 2 )