By Topic

Run-time management of custom instructions on a partially reconfigurable architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Siew-Kei Lam ; Centre for High Performance Embedded Syst., Nanyang Technol. Univ., Singapore ; Huang Fan ; Srikanthan, T. ; Wu Jigang

Run-time reconfiguration can increase the cost efficiency and hardware specialization of reconfigurable processors by dynamically changing the configuration of the reconfigurable logic to the required functionality. In this paper, we propose a scheme for managing the runtime reconfiguration of custom instructions on a partially reconfigurable architecture that incorporates multi-bit logic blocks. The proposed scheme relies on the dynamic execution profile to replace the functionality of the logic blocks with the goal of minimizing the overall reconfiguration overhead. Experimental results show that the proposed scheme for runtime customization can lead to an average speedup of 3 times and average area savings of over 30% when compared to a method that relies on compile-time customization.

Published in:

Electronic Design, 2008. ICED 2008. International Conference on

Date of Conference:

1-3 Dec. 2008