By Topic

Design of 12-bit, 1.8V current steering digital-to-analog converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. Rajendra Naik ; Dept. of .Electronics & Communication Engineering, College of Engineering, Osmania University, Hyderabad, INDIA ; Rameshwar Rao ; P. Chandrasekhar

In this paper a 12-bit, 100-MSample/s current-steering CMOS D/A converter for wireless communication terminals is presented. Current steering DAC is used since, it is inherently fast and can drive the resistive load without using an output buffer. A segmented architecture is proposed to attain the required speed and accuracy. The INL and DNL of the DAC is less than 1LSB and is around 0.6 and 0.2 LSB respectively. The main objective is to reduce the effects of voltage drops (IR drops) along power supplies, which cause random errors in the design of current source. To reduce these effects of IR drops a 3-dimensional, H-shaped wiring is proposed which provides equal distribution of voltages to each current source. The DAC is implemented in a 0.18 mum CMOS technology, and operates at a low supply voltage of 1.8 V.

Published in:

Electronic Design, 2008. ICED 2008. International Conference on

Date of Conference:

1-3 Dec. 2008