Cart (Loading....) | Create Account
Close category search window
 

The Stacked Capacitor DRAM Cell and Three-Dimensional Memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Koyanagi, M. ; Department of Bioengineering and Robotics, Tohoku University, Japan

The author chronicles the development of the stacked three-dimensional (3D) DRAM cell, highlighting his role in solving the problems of memory data-bandwidth and forecasting a dramatic increase in memory capacity based on his current work using "super-chip" integration technology.

Published in:

Solid-State Circuits Society Newsletter, IEEE  (Volume:13 ,  Issue: 1 )

Date of Publication:

Winter 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.