By Topic

Impact of scaling and the scaling development environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Nishi, Yoshio ; Department of Electrical Engineering Center for Integrated Systems, Stanford University, yoshio.nishi@stanford.edu

Dr. Robert Dennard's 1974 paper looked rather simple at first and did not attract much attention at Toshiba. It wasn't until CMOS acquired dominance in the mainstream of integrated circuit (IC) design that scaling theory became the physics-based guiding principle for Moore's Law to continue. Without scaling theory, the author doubts that Moore's Law could have survived for more than three decades. It was the first attempt to couple geometry shrink with other important factors such as power-delay products, on-chip interconnect performance and integration density.

Published in:

Solid-State Circuits Society Newsletter, IEEE  (Volume:12 ,  Issue: 1 )