By Topic

A perspective on the theory of MOSFET scaling and its impact

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tak H. Ning ; IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA

For more than two decades following the publication of the MOSFET scaling theory, CMOS engineers focused their efforts on scaling down the physical size of CMOS transistors. The opportunity for scaled CMOS to break into high-end applications came when the industry worked together to established voltage standards below 5 volt. Two of the limits of CMOS scaling were reached in the early 2000's: high tunneling current through the thin gate insulator and high device off current. Today, device engineers focus primarily on technology innovations for continued device performance improvement from one generation to the next.

Published in:

IEEE Solid-State Circuits Society Newsletter  (Volume:12 ,  Issue: 1 )