Skip to Main Content
A pixel-parallel self-similitude computation architecture has been developed for multiple-resolution directional edge filtering based on focal-plane image processing. The self-similitude organization has enabled pixel-by-pixel multiple-resolution image filtering with minimal complexity in interconnects. As a result, it has become possible to accomplish any (1/2)n-resolution directional edge filtering in (n+2) steps. An analog edge-filtering chip implemented using a switched floating-gate MOS (neuMOS) technology that is capable of performing four-directional edge filtering at full, half, and quarter resolutions was designed and fabricated in a 0.35-mum 3-metal CMOS technology. The concept has been experimentally verified using the fabricated chip, and the four-directional edge filtering at full, half, and quarter resolutions was demonstrated by measurement.
Circuits and Systems I: Regular Papers, IEEE Transactions on (Volume:56 , Issue: 11 )
Date of Publication: Nov. 2009