Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Novel Built-In Current-Sensor-Based I_{\rm DDQ} Testing Scheme for CMOS Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Chun-Lung Hsu ; Dept. of Electr. Eng., Nat. Dong Hwa Univ., Hualien ; Mean-Hom Ho ; Chih-Feng Lin

This paper presents a new built-in current sensor (BICS)-based I DDQ testing scheme for complementary metal-oxide semiconductor (CMOS) integrated circuits (ICs). The proposed BICS will employ short detection times and low power dissipation to effectively ensure the reliability of the BICS and reduce the impact of the circuit under test (CUT) during testing. In addition, an I DDQ testing scheme based on the proposed BICS for detecting the abnormal quiescent current is presented. A 16-kB CMOS static random access memory (SRAM) is used as the CUT in this paper to discuss the testing considerations, including fault models and the I DDQ testing strategy. The simulation results show that the proposed BICS has a much improved performance compared with that in previous works. In addition, the physical chip design of the proposed BICS-based I DDQ testing scheme for SRAM testing applications is also implemented using the Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-mum CMOS technology. The test results show that 100% fault coverage can be achieved with only a 1.23% area overhead penalty.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:58 ,  Issue: 7 )