By Topic

A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- \mu\hbox {m} LTPS-TFT Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Wei-Ming Lin ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei ; Shen-Iuan Liu ; Chun-Hung Kuo ; Chun-Huai Li
more authors

A phase-locked loop (PLL) with self-calibrated charge pumps (CPs) has been fabricated in a 3-mum low-temperature polysilicon thin-film transistor (LTPS-TFT) technology. A voltage scaler and self-calibrated CPs are used to reduce the static phase error, reference spur, and jitter of an LTPS-TFT PLL. This PLL operates from 5.6 to 10.5 MHz at a supply of 8.4 V. Its area is 18.9 mm2, and it consumes 7.81 mW at 10.5 MHz. The measured static phase error without and with calibration is 80 and 6.56 ns, respectively, at 10.5 MHz. The measured peak-to-peak jitter without and with calibration is 3.573 and 2.834 ns, respectively. The measured reference spur is -26.04 and -30.2 dBc without and with calibration, respectively. The measured maximal locked time is 1.75 ms.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:56 ,  Issue: 2 )