A hardware implementation of a run length encoding compression algorithm with parallel inputs | IET Conference Publication | IEEE Xplore