Cart (Loading....) | Create Account
Close category search window
 

An efficient configuration unit design for VLIW based reconfigurable processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Iqbal, M.A. ; Inst. of Eng. & Manage. Sci., Found. Univ., Rawalpindi ; Awan, U.S.

The reconfigurable processors are the leading platforms being under consideration as a role model for reconfigurable computing systems. An application can be greatly accelerated by placing its computationally intensive portions of algorithms onto the reconfigurable platform. The gains are realized because the reconfigurable computing combines the benefits of both; the software and the ASIC solutions. However, the advantages of reconfigurable computing do not come without a cost. By requiring multiple reconfigurations to complete a computation, the time required to reconfigure the hardware significantly degrades the performance of such systems. The emerging reconfigurable architectures are focusing the efficient solutions for the configuration unit designs. Configuration unit is responsible for managing all activities relevant to the system configuration and hence it plays a vital role in reconfigurable processors. In this research paper an efficient configuration unit design has been presented for a VLIW based reconfigurable processor. The presented configuration unit is expected to be one of the most efficient design alternatives being available for reconfigurable processors. The presented configuration unit design is capable of loading the minimum configuration streams with the most optimal configuration overheads and hence it leads to a dramatic enhancement in the performance of reconfigurable processor.

Published in:

Multitopic Conference, 2008. INMIC 2008. IEEE International

Date of Conference:

23-24 Dec. 2008

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.